Introduction
Development of high mobility channels is one of the key issues to improve the performances of the CMOS devices in the post-scaling generations. 1) InGaAs is a promising n-channel material which potentially surpasses the-state-of-the-art strain-Si technology. 2, 3) Suppressing the interface traps at the oxide/InGaAs interfaces is important for improving the device characteristics. For this purpose, appropriate electrical characterization for the interface trap response is required. However, since the bandgap of InGaAs is relatively small (0.74 eV for In concentration of 53 %), the minority carrier response hampers the conventional room-temperature measurement of the interface traps. 4) Actually, room-temperature C-V g curves of an ALD-Al 2 O 3 /InGaAs MOS capacitor show inversion capacitance at low frequency (100-1k Hz), as shown in Fig. 1 . Low-temperature measurement is usually used to suppress such minority carrier responses. 5) However, there was no clear evidence for the detection of the true interface trap responses by the low-temperature measurements for the oxide/InGaAs MOS structures.
In this study, we examine the interface-trap and minority-carrier responses in the capacitance and conductance for the Al 2 O 3 /InGaAs MOS capacitors by using variable temperature measurements.
Experimental
A MIS capacitor was fabricated on the In 0.53 Ga 0.47 As(100) layer that was 1 m in thickness and heteroepitaxially grown on an InP(100) wafer by MOCVD. The InGaAs surface was treated in an (NH 4 ) 2 S solution for 10 min at room temperature. The sample was subsequently rinsed in flowing deionized water followed by drying the surface using an N 2 blowgun. After the surface treatment, an Al 2 O 3 layer was grown by atomic layer deposition (ALD) using Al(CH 3 ) 3 and H 2 O at 250°C. The sample underwent post deposition annealing (PDA) at 400°C in vacuum for 2 min. Gold gate electrodes with the area of 3.14x10 -4 cm 2 were evaporated on Al 2 O 3 using a stencil mask immediately after the Al 2 O 3 deposition. The Cr/Au back contact metal was finally formed.
Results and Discussion
The C-V g curves measured at -50°C show suppressed inversion capacitance as shown in Fig. 2 . The humps observed near Vg= 0V possibly include the responses of the interface trap states and the minority carriers generation in the substrate. The G p / contour map in Fig. 3 shows an obvious ridge structure.
Although the interface trap densities are often determined from such G p / data, the effects of the minority carrier responses must be examined. In the following, we discuss this issue carefully.
The interface-trap and minority-carrier responses can be separated by analyzing the temperature dependence of G p . Figure 4 shows the C-V g data taken at different temperatures. The associated G p -V g data are also shown in Fig. 5 . We estimated the conductance component G p by assuming a simple three terminal model. [5] [6] [7] The G p peak becomes smaller with decreasing the temperature. Figure 6 shows the Arrhenius plots of G p at 5k Hz. For V g =-2.0 V, two temperature regions with different activation energies of 0.61 eV and 0.32 eV can be recognized. It is well known that the rate-limiting step for the minority carrier supply depends on the temperature, i.e., minority carrier generation in the depletion region [G p_inv~e xp(-E g /2kT)] and minority carrier diffusion from the bulk region [G p_inv~e xp(-E g /kT)]. Since the energy gap of In 0.53 Ga 0.47 As is 0.74 eV, the observed activation energies (0.61 and 0.32 eV) for V g =-2.0 V can be explained by the above mechanisms. The activation energies in both temperature regions decrease with decreasing V g . These results indicate that the carrier generation mechanism is changed from minority carrier diffusion to interface-trap responses with decreasing V g . At the lower frequency of 100 Hz, the dependences on the temperature and V g were essentially the same as those at 5 kHz, except for the absence of the temperature region with activation energy of E g /2 (Fig. 7) . Figure 8 summarizes the variation of the activation energy with changing V g . E a is nearly constant for V g ~ -2 V, which implies that the surface is inverted under this bias condition. Meanwhile, E a decreases with increasing V g for V g > -1.5 V. It was reported that the activation energy for the interface-trap response depends on the surface potential [G p~e xp( s )], because an energy level of the responding interface traps is a function of surface potential,  s . 6) Thus, we can safely say that the interface traps are responsible for the G p / ridge structure measured at -50 o C [ Fig. 3 ]. The surface is depleted under the V g conditions where the ridge structure is observed in Fig.3 (-0.5 V < V g < 0 V). The minimum interface state density was estimated to be ~10 11 cm -2 eV -1 using the equation of D it = 2 G p max /q. However, the actual D it would be higher (~10 12 cm -2 eV -1 ) if the surface potential fluctuation is taken into account. We note that the slopes of the E a -V g plots are much smaller than that for the ideal  s -V g relation, which means that the Fermi level modulation near the midgap is impeded by the interface traps.
Conclusion
We clarified the contribution of minority-carrier response to the C-V and conductance characteristics of ALD-Al 2 O 3 /InGaAs MIS capacitor using the temperature-dependent measurement. As a result, we found that the G p / ridge structure measured at -50 o C is mainly composed of the interface-trap responses.
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